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Abstract Over the last decade, dielectric scaling in non-
volatile memories (NVM) and CMOS logic applications
has reached a point where better innovations will be
required to meet the reliability and performance require-
ments of future products. For both these applications, high
k materials are being explored as possible candidates to
replace the traditional SiO2 and oxide/nitride/oxide-based
films used today. While there are several attractive candi-
dates to replace these materials, HfO2 and Al2O3 are con-
sidered as the most promising ones. Although there has
been a lot of work on CVD-based Al2O3, there has not been
much reported for PVD-based Al2O3 for NVM applica-
tions, especially in the thickness regime of 10–30 nm. This
paper discusses the effects of process parameters such a
plasma power and annealing conditions on the quality of
Al2O3 dielectrics. It was observed that a post deposition
anneal in O2 ambient at 700C for 15 s is essential to
obtain a fully oxidized film with high density. While higher
power (1,500 W) results in thicker films with better k val-
ues, they also lead to more substrate damage and poorer
reliability. Annealing done at temperatures greater than
700C for 60 s or more results in failure of the film pos-
sibly due to diffusion of silicon into Al2O3 and its sub-
sequent reaction.
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Introduction
Aluminum oxide (Al2O3) has been an interesting material
having a moderate dielectric constant (k * 9) and a low
leakage current density (Dimoulas et al. 2007). It has been
studied extensively over the past decade or so for memory
and gate stack applications (Schlom et al. 2008; Lee et al.
2006). However, certain issues like fixed charges, mobility
degradation, insufficient interface quality and a relatively
lower k value (compared to other insulators like HfO2) has
restricted its applicability in production (Wilk 2001; Guha
et al. 2002). Hence, a great deal of the study available on
Al2O3 is for ultra-thin films (\4 nm), and mostly in com-
bination with other dielectrics as stacks (Bouazra et al.
2008; Ko 2007; Son et al. 2007). Recently, Al2O3 has also
been perceived as an attractive option for the blocking (or
control) dielectric in Flash memories, owing to its high
band gap (8.9 eV) which confers excellent leakage prop-
erties (Singh et al. 2008).
The role of the blocking dielectric in flash memory is to
prevent the injected charge in the floating gate from leak-
ing. In a practical scenario however, charge conduction
does take place at the large fields used in the flash memory
devices. The use of Al2O3 as the blocking dielectric not
only reduces the charge leakage but also, owing to its
relatively higher k, increases the coupling of the storage
node with the control gate thus improving the program-
ming and erasing speeds and/or reducing the operating
voltages. And as such, the ideal requirements for a block-
ing dielectric material would be: (a) large bandgap (b) high
dielectric constant (c) good chemical and thermal stability
(d) large breakdown field.
Numerous techniques have been developed over the
years for depositing thin films of Al2O3 (Kohara et al.
2004; Groner et al. 2002). However, the widely used metal
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organic chemical vapour deposition (MOCVD), process for
dielectric deposition has the inherent issue of organic
contamination which can adversely affect the device per-
formance (Crowell et al. 2003). Consequently, recent
efforts have been aimed at refurbishing the physical vapour
deposition (PVD) process to deposit thin dielectrics for
flash memory devices. However, there are issues such as
film conformality and stoichiometry associated with the
PVD process, which are often addressed by annealing the
film. Nevertheless, it demands a comprehensive study on
the effects of the process parameters on the film’s material
and electrical properties.
This work addresses some of the lacunae in the existing
knowledge and contributes to an increased understanding
of the impact of certain PVD deposition parameters on the
dielectric characteristics of Al2O3 which have largely being
ignored in the prior work.
Experimental: device fabrication and electrical
measurements
The metal–insulator-silicon (MIS) capacitors were fabri-
cated using the following procedure. First, p-type Si (100)
substrates having a resistivity of 0.01–0.02 Xcm were de-
greased and acid cleaned using an RCA etch and an HF
dip. PVD of Al2O3 was carried out in Applied Materials’
Endura using O2 flow rate of 25 sccm. The target power
was varied between 500 W and 1,500 W, and substrate
heating was not used. Thickness and refractive index of the
films was measured by ellipsometry. Subsequent post
deposition anneal (PDA) in an RTP chamber and Aluminum
gate metallization (shadow mask area: 7.85 9 10-3 cm2,
thickness *150 nm) were done to complete the device
fabrication process.
The electrical characterization was performed using
Agilent 4155C semiconductor parameter analyzer, Keith-
ley 4200 semiconductor characterization system, Agilent
4284 LCR meter. These instruments were connected to the
low noise probe station by Keithley 708A switch matrix
with low current 7174 card. The C–V measurements were
carried out at 100 kHz, with the applied AC voltage peak-
to-peak signal level of 50 mV. Hysteresis was extracted at
Vfb. Flatband voltage and Dit were obtained using CVC
Hauser program.
Results and discussions
Effect of plasma power
Figure 1a shows the thickness and refractive index of
unannealed and annealed samples as a function of plasma
power. Post PVD annealing was done at 700C in O2 for
15 s to ensure complete oxidation of the films.
The films exhibit an RI value close to what is learned
in literature for Al2O3 thin films (Patil et al. 1996).
Variation in refractive index is quite minimal with the
change in power, and film thickness increases linearly
with increasing power. For the annealed film, the reduc-
tion in thickness (*15%) is believed to be caused by the
film densification which also improves the film’s refrac-
tive index.
The electrical responses of the films have been presented
in Fig. 2a and b. On examining the C–V plot in Fig. 2a, it
can be seen that there is a substantial shift in the C–V
curves as power increases. This is due to the increased
deposition power causing significant damage to the sub-
strate which, in turn, increases the fixed charges and causes
the observed shift in the flatband voltage (Fig. 3a).
Oxide charges can be calculated using the following
equation:
Vfb ¼ /ms  Qox
Cox
: ð1Þ
By plugging in the appropriate values, Qox for depo-
sition powers of 500, 1,000 and 1,500 W are 3.2e-7,
3.8e-7, and 4.1e-7/cm2. Higher values of oxide charges at
greater power strengthen the argument that substrate
damage has a direct relationship with deposition power.
It can be seen in Fig. 3b that the hysteresis, which is a
measure of (i) charge trapping in the dielectric and at the
interface (ii) mobile charge carriers in the dielectric, is
almost zero for plasma power of 500 W, but surges to
*90 mV for 1,000 and 1,500 W. This indicates that
500 W deposition results in significantly lower damage to
the substrate than depositions at 1,000 and 1,500 W. Again,
from Fig. 3c, it can be observed that the depositions done
at 500 W show marginally higher breakdown fields (50%
failure) than the depositions done at 1,000 and 1,500 W,
confirming damage to the substrate caused by higher power
deposition. Typical reported values for Al2O3 breakdown
field are 6–8 MV/cm (Groner et al. 2002).
Effect of long duration anneals
The impact of long duration anneals (60 s) at high tem-
peratures (700/800/900C) on the leakage characteristics of
Al2O3 have been examined. Figure 4 shows some inter-
esting comparison of J–V characteristics obtained from the
films before and after annealing.
In the above figure, a distinct trend in the leakage cur-
rent was observed. The annealed films exhibited higher
leakage current density than the unannealed sample, and
the leakage current increases with increasing annealing
temperature. This is believed to be due to two reasons: first,
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annealing render the films with a higher degree of crys-
tallinity than the as-deposited films (as noticed by the RI
and k values before and after annealing), the extent of
which increases with the increasing time and temperature.
Also, even though Al2O3 has a bulk crystallization tem-
perature of *1,050C (Jakschik et al. 2003), lower film
thickness and extended period of annealing cause the films
to crystallize at comparatively lower temperatures. Litera-
ture survey also provides a strong support to this argument
(Jakschik et al. 2003).
The second and the significant reason, is the diffusion of
oxygen into the film. It has been understood that oxygen
from the gaseous phase diffuses into the film during
annealing, and gets incorporated in near-surface and bulk
Fig. 1 a Variation in thickness
and refractive index with power,
before and after annealing.
b Refractive index versus
dielectric constant
Fig. 2 a Normalized C–V plot,
b J–E characteristics
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regions, to amounts and ranges which increases with
increasing annealing time and temperature (Houssa 2004).
This oxygen arrives at the interface where it reacts with the
bulk silicon and forms silicon oxide. The oxidized silicon
occupies a larger volume and, in turn, generates interstitial
Si in mobile state (Monagham 2007). Hence, oxidation of
silicon not only transforms oxygen from mobile state to
fixed state, but also renders some silicon from fixed to
mobile species. This mobile silicon spreads towards bulk Si
and Al2O3 regions. Moreover, when in the Al2O3 region,
mobile Si atoms may displace Al, since silicon oxide for-
mation is thermodynamically favored over that of alumi-
num oxide [standard enthalpy of formation of (a) Al2O3:
-1670 kJ/mol (b) SiO2: -860 kJ/mol] (Skinner 1964).
This reaction implies fixing mobile Si in the original Al2O3
region and transforming fixed Al and O from the Al2O3
network to mobile states. Also, mobile Si that migrated to
the Al2O3/gate electrode interface may alter the Fermi level
and the electrical conductivity (Krug et al. 2000).
Further, to investigate the behavior under stress of the
mobile charge carriers thus generated, stress C–V analysis
was performed on the annealed samples, and compared
with the unannealed ones.
As can be seen from Fig. 5a, the unannealed sample
shows a very slight shift in the C–V curve towards the
more negative value with increasing stress time. This
indicates the generation of very limited positive charge
carriers during the electrical stress. These positive charges
may have resulted from the trapping of positive species at
pre-existing defects.
Figure 5b shows the shift in C–V curves of the annealed
sample with respect to increasing stress time. Noteworthy
fact here is the substantial shift towards the right or to
the more positive values with increasing stress time, which
implies that considerable amount of mobile charges are
generated during the stress period. This fact further
Fig. 3 Plasma power versus
a Flatband voltage and Dit,
b hysteresis, c breakdown field
versus cumulative failure
Fig. 4 Behavior of J–V characteristics of unannealed sample and
annealed samples with increasing annealing temperature
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corroborates the interaction between Al2O3 and Si gener-
ating charge carriers in the dielectric, and the situation only
exacerbates under the applied stress conditions.
Conclusions
From the experiments reported here, it can be concluded
that for a PVD process a low power deposition is favorable
in terms of interface density, flatband voltage, hysteresis
and cumulative failure. Also, although annealing has
commonly been used to improve the as-deposited film’s
material and electrical characteristics, it has been demon-
strated that longer duration anneals at higher temperatures
have detrimental effect on the film’s characteristics
because of the generation of charge carriers through a
complex process.
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